View BL24C128A_9059874.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

bl24c 128 a 128 k bits ( 16,384 8) bl24c 128 a 128kbits (16,384 8) belling proprietary information. unauthorized photocopy and duplication prohibited ? 2016 belling all rights reserved www.belling.com.cn 1 - 1 6 features ? compatible with all data transfer protocol C 1 mhz C 400 khz C 100 khz ? memory array: C 128 kbit (16 kbytes) of eeprom C page size: 64 bytes C additional write lockable page ? single supply voltage and high speed: C 1 mhz ? write: C byte write within 3 ms C page write within 3 ms ? operating ambient tempera ture: C f rom - 40 c up to +85 c ? high - reliability C endurance: 1 million write cycles C data retention: 100 years ? internally organized: C BL24C128A , 16 , 384 x 8 (128k bits) ? two - wire serial interface ? schmitt trigger, filtered inputs for noise suppression ? bidirectional data transfer protocol ? write protect pin for hardware data protection ? partial page writes allowed ? self - timed write cycle (5 ms max) ? 8 - lead pdip/sop/tssop /udfn / wlcsp4 packages description pin configuration the BL24C128A provides 131,072 bits of serial electrically erasable and programmable read - only memory (eeprom), organized as 16,384 words of 8 bits each. the device is optimized for use in many industrial and commercial applications where low - power and low - vol tage operation are essential. the BL24C128A is available in space - saving 8 - lead pdi p, 8 - lead sop, and 8 - lead tssop wlcsp4 packages and is accessed via a two - wire serial interface. in addition, the BL24C128A is available in 1.7v (1.7v to 5.5v) version. a 2 g n d v c c w p a 0 a 1 a 2 g n d a 0 a 1 a 2 g n d a 0 a 1 a 2 g n d v c c w p v c c w p v c c w p 1 2 3 4 5 6 7 8 1 2 3 4 1 2 3 4 5 6 7 8 5 6 7 8 5 6 7 8 1 2 3 4 8 - l e a d p d i p 8 - l e a d s o p 8 - l e a d t s s o p 8 - p a d d f n 1 2 a b v c c v s s s c l s d a w l c s p 4 b o t t e m v i e w m a r k i n g s i d e ( t o p v i e w ) s c l s d a s c l s d a s c l s d a s c l s d a a 0 a 1
bl24c 128 a 128 k bits ( 16,384 8) bl24c 128 a 128kbits (16,384 8) belling proprietary information. unauthorized photocopy and duplication prohibited ? 2016 belling all rights reserved www.belling.com.cn 2 - 1 6 pin descriptions block diagram d e v ic e /p a g e a dd r e ss e s ( a 2, a 1 and a 0 ) : the a2, a1 and a0 pins are device address inputs that are hard wire for the BL24C128A . eight 128k devices may be addressed on a single bus system (device addressing is discussed in detail under the device addressing section). serial data (sda): the sda pin is bi - directional for serial data transfer. this pin is open - drain driven and may be wire - ored with any number of other open - drain or open - collector devices. serial clock (scl): the scl input is used to positive edge clock data into each eeprom device an d negative edge clock data out of each device. write protect (wp): t he BL24C128A has a write protect pin that provides hardware data protection. the write protect pin allows normal read/write operations when connected to ground (gnd). when the write pro t ec tion pin is connected to vcc, the write protection feature is enabled and operates as table 1 pin name type functions a0-a2 i address inputs sda i/o&open-drain serial data scl i serial clock input wp i write protect gnd p ground vcc p power supply s t a r t s t o p l o g i c s e r i a l c o n t r o l l o g i c s c l s d a g n d v c c d e v i c e a d d r e s s c o m p a r a t o r l o a d c c m p d a t a w o r d a d r e s s c o u n t e r l o a d i n c x d e c o d e r y d e c o d e r s e r i a l m u x e e p r o m e n d a t a r e c o v e r y h i g h v o l t a g e p u m p / t i m i n g d o u t / a c k n o w l e d g e d i n d o u t a 0 a 1 a 2 w p
bl24c 128 a 128 k bits ( 16,384 8) bl24c 128 a 128kbits (16,384 8) belling proprietary information. unauthorized photocopy and duplication prohibited ? 2016 belling all rights reserved www.belling.com.cn 3 - 1 6 shown in the following table 2. table2 functional description 1. memory organization BL24C128A , 128k serial eeprom: internally organized with 256 pages of 64 bytes each, the 128k requires a 14 - bit data word address for random word addressing. 2. device operation clock and data transitions: the sda pin is normally pulled high with an external device. data on the sda pin may change only during scl low time periods (see figure 1). data changes during scl high periods will indicate a start or stop condition as defined below. start condition: a high - to - low transition of sda with scl high is a start condition which must prece de any other command (see figure 2). stop condition: a low - to - high transition of sda with scl high is a stop condition. after a read sequence, the stop command will place the eeprom in a standby power mode (see figure 2). acknowledge: all addresses and data words are serially transmitted to and from the eeprom in 8 - bit words. the eeprom sends a "0" to acknowledge that it has received each word. this happens during the ninth clock cycle. standby mode: the BL24C128A features a low - power standby mode which is enabled: (a) upon power - up and (b) afer the receipt of the stop bit and the completion of any internal operations. memory reset: after an interruption in protocol, power loss or system reset, any two - wire part c an be reset by following these steps: 1. clock up to 9 cycles. 2. look for sda high in each cycle while scl is high. 3. create a start condition wp pin status BL24C128A at vcc full(128k)array at gnd normal read/write operations
bl24c 128 a 128 k bits ( 16,384 8) bl24c 128 a 128kbits (16,384 8) belling proprietary information. unauthorized photocopy and duplication prohibited ? 2016 belling all rights reserved www.belling.com.cn 4 - 1 6 f i gu r e 1. d ata v a li d i t y figure 2. start and stop definition figure 3. output acknowledge d a t a s t a b l e d a t a s t a b l e d a t a c h a n g e s d a s c l s d a s c l s t a r t s t o p s c l d a t a i n d a t a o u t s t a r t a c k n o w l e d g e 1 8 9
bl24c 128 a 128 k bits ( 16,384 8) bl24c 128 a 128kbits (16,384 8) belling proprietary information. unauthorized photocopy and duplication prohibited ? 2016 belling all rights reserved www.belling.com.cn 5 - 1 6 3. device addressing the 128k eeprom devices all require an 8 - bit device address word following a start condition to enable the chip for a read or write operation (see figure 4) the device address word consists of a mandatory "1", "0" sequence for the first four most significant bits as shown. this is common to all the serial eeprom devices. the 128k eeprom uses a2, a1 and a0 device address bits to allow as much as eight devices on the same bus. these 3 bits must be compared to their corresonding hardwired input pins. the a2, a1 and a0 pins use an internal proprietary circuit that biases them to a logic low condition if the pins are allowed to float. the eighth bit of the device address is the read/write operation select bit. a read operation is initiated if this bit is high and a write operation is initiated if this bit is low. upon a compare of the device address, the eeprom will output a "0". if a compare is not made, the chip will return to a standby state. data security: the BL24C128A has a hardware data protection scheme that allows the user to write protect the entire memory when the wp pin is at vcc. 4. write operations byte write: a write operation requires an 8 - bit data word address following the device address word and acknowledgment. upon receipt of this address, the eeprom will again respond with a "0" and then clock in the first 8 - bit data word. following receipt of the 8 - bit data word, the eeprom will output a "0" and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. at this time the eeprom enters an internally timed write c ycle, twr, to the nonvolatile memory. all inputs are disabled during this write cycle and the eeprom will not respond until the write is complete (see figure 5). page write: the 128k eeprom is capable of an 64 - byte page writes. a page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. instead, after the eeprom acknowledges receipt of the first data word, the microcontroller can transmit up t o 63 more data words. the eeprom will respond with a 0 after each data word received. the microcontroller must terminate the page write s equence with a stop condition (see figure 6). the data word address lower six bits are internally incremented followi ng the receipt of each data word. the higher data word address bits are not incremented, retaining the memory page row location. when the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the sa me page. if more than 64data words are transmitted to the eeprom, the data word address will roll over and previous data will be overwritten. acknowledge polling: once the internally timed write cycle has started and the eeprom inputs are disabled, ackno wledge polling can be initiated. this involves sending a start condition followed by the device address word. the read/write bit is representative of the operation desired. only if the internal write cycle has completed will the eeprom respond with a "0", allowing the read or write
bl24c 128 a 128 k bits ( 16,384 8) bl24c 128 a 128kbits (16,384 8) belling proprietary information. unauthorized photocopy and duplication prohibited ? 2016 belling all rights reserved www.belling.com.cn 6 - 1 6 sequence to continue. 5. read operations read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to "1". there are three read operations: current address read, random address read and sequential read. current address read: the internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. this address stays valid between op erations as long as the chip power is maintained. the address "roll over" during read is from the last byte of the last memory page to the first byte of the first page. the address "roll over" during write is from the last byte of the current page to the f irst byte of the same page. once the device address with the read/write select bit set to "1" is clocked in and acknowledged by the eeprom, the current address data word is serially clocked out. the microcontroller does not respond with an input "0" but do es generate a following stop condition (see figure 7). random read: a random read requires a "dummy" byte write sequence to load in the data word address. once the device address word and data word address are clocked in and acknowledged by the eeprom, the microcontroller must generate another start condition. the microcontroller now initiates a current address read by sending a device address with the read/write select bit high. the eeprom acknowledges the device address and serially clocks out the data wo rd. the microcontroller does not respond with a "0" but does generate a following stop condition (see figure 8) sequential read: sequential reads are initiated by either a current address read or a random address read. after the microcontroller receives a data word, it responds with an acknowledge. as long as the eeprom receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. when the memory address limit is reached, the data word address wil l "roll over" and the sequential read will continue. the sequential read operation is terminated when the microcontroller does not respond with a "0" but does generate a following stop condition (see figure 9). figure 4: device address figure 5: byte write 1 0 1 0 0 0 0 r / w m s b l s b
bl24c 128 a 128 k bits ( 16,384 8) bl24c 128 a 128kbits (16,384 8) belling proprietary information. unauthorized photocopy and duplication prohibited ? 2016 belling all rights reserved www.belling.com.cn 7 - 1 6 figure 6: page write figure 7: current address read figure 8: random read s d a l i n e s t a r t d e v i c e a d d r e s s w r i t e m s b l s b r / w a c k n o t e . 1 * = d o n ' t t c a r e b i t s f i r s t w o r d a d d r e s s s e c o n d w o r d a d d r e s s a c k l s b a c k l s b a c k l s b s t o p d a t a s t a r t d e v i c e a d d r e s s w r i t e m s b l s b r / w a c k n o t e . 1 * = d o n ' t c a r e b i t s f i r s t w o r d a d d r e s s s e c o n d w o r d a d d r e s s a c k l s b a c k l s b a c k s t o p d a t a ( n ) a c k a c k d a t a ( n + 1 ) d a t a ( n + 1 ) s d a l i n e s t a r t d e v i c e a d d r e s s r e a d m s b l s b r / w a c k s t o p d a t a n o a c k s d a l i n e s t a r t d e v i c e a d d r e s s w r i t e m s b l s b r / w a c k n o t e . 1 * = d o n ' t c a r e b i t s 1 s t , 2 n d w o r d a d d r e s s a c k l s b s t o p d a t a ( n ) d e v i c e a d d r e s s s t a r t r e a d a c k n o a c k d u m m y w r i t e s d a l i n e
bl24c 128 a 128 k bits ( 16,384 8) bl24c 128 a 128kbits (16,384 8) belling proprietary information. unauthorized photocopy and duplication prohibited ? 2016 belling all rights reserved www.belling.com.cn 8 - 1 6 figure 9: sequential read electrical characteristics absolute maximum stress ratings ? dc supply v oltage . . . . . . . - 0.3v to +6.5v ? input / output voltage . . . . . . . gnd - 0.3v to vcc+0.3v ? operating ambient temperature - 40 to +85 ? storage temperature . . . . . . - 65 to +150 ? comments : stresses above those listed under "absolute maximum ratings" may cause permanent damage to this device. these are stress ratings only. functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. exposure to the absolute maximum rating conditions for extended periods may affect device reliability. d e v i c e a d d r e s s r e a d r / w a c k a c k a c k a c k s t o p d a t a ( n ) d a t a ( n + 1 ) d a t a ( n + 2 ) d a t a ( n + x ) n o a c k s d a l i n e
bl24c 128 a 128 k bits ( 16,384 8) bl24c 128 a 128kbits (16,384 8) belling proprietary information. unauthorized photocopy and duplication prohibited ? 2016 belling all rights reserved www.belling.com.cn 9 - 1 6 dc e l e c t r i c a l c h a r a c te r i s t i c s a ppl i ca b l e o v e r r e c o m men d e d ope r a t in g r a n g e fr o m : t a = - 4 0 to + 85 , vcc = + 1 . 7 v t o +5 . 5 v ( u nl e s s o t h e r w is e no t e d ) pin capacitance applicable over recommended operating range from ta = 25 , f = 1.0 mhz, vcc = +1.7v parameter symbol min typ max unit condition supply voltage v cc1 1.7 - 5.5 v - supply voltage v cc2 2.5 - 5.5 v - supply voltage v cc3 2.7 - 5.5 v - supply voltage v cc4 4.5 - 5.5 v - supply current vcc=5.0v i cc1 - 0.4 1.0 ma read at 400khz supply current vcc=5.0v i cc2 - 2.0 3.0 ma write at 400khz supply current vcc=1.7v i sb1 - 0.6 1.0 a v in =v cc or v ss supply current vcc=2.5v i sb2 - 1.0 2.0 a v in =v cc or v ss supply current vcc=2.7v i sb3 - 1.0 2.0 a v in =v cc or v ss supply current vcc=5.0v i sb4 - 2.0 5.0 a v in =v cc or v ss input leakage current i l1 - 0.10 3.0 a v in =v cc or v ss output leakage current i lo - 0.05 3.0 a v out =v cc or v ss input low level v il1 -0.3 - v cc 0.3 v v cc =1.8v to 5.5v input high level v ih1 v cc 0.7 - v cc +0.3 v v cc =1.8v to 5.5v input low level v il2 -0.3 - v cc 0.2 v v cc =1.7v input high level v ih2 v cc 0.7 - v cc +0.3 v v cc =1.7v output low level vcc=5.0v v ol3 - - 0.4 v i ol =3.0ma output low level vcc=3.0v v ol2 - - 0.4 v i ol =2.1ma output low level vcc=1.7v v ol1 - - 0.2 v i ol =0.15ma parameter symbol min typ max unit condition input/output capacitance(sda) c i/o - - 8 pf v io =0v input capacitance(a0,a1,a2,scl) c in - - 6 pf v in =0v
bl24c 128 a 128 k bits ( 16,384 8) bl24c 128 a 128kbits (16,384 8) belling proprietary information. unauthorized photocopy and duplication prohibited ? 2016 belling all rights reserved www.belling.com.cn 10 - 1 6 ac electrical characteristics applicable over recommended operating range from ta = - 40 to +85 , vcc = +1.7v to +5.5v, cl = 1 ttl gate and 100 pf (unless otherwise noted) note: 1 . t hi s pa r a me t e r i s c ha r a c t e r i z e d an d i s no t 10 0 % t e s t e d . 2 . ac me a su r e men t c o nd i t io n s : r l ( c onn e c t s to vcc): 1 .3 k ( 2 . 5 v , 5 v), 1 0 k ( 1 . 7 v) i n p u t p u l s e v ol t age s : 0 .3 vcc to 0 . 7 vcc i n p u t r i s e a n d f al l t im e : 5 0 n s i n p u t a n d o u t p u t t i m in g r e f e r en c e v ol t a ge s : 0 . 5 vcc t h e v alu e o f r l s h ou l d b e c on ce r n e d a cco r di n g to t h e ac t ua l loa d in g o n t h e u se r ' s s y s t e m . min typ max min typ max clock frequency,scl f scl - - 400 - - 1000 khz clock pulse width low t low 1.2 - - 0.6 - - s clock pulse width high t high 0.6 - - 0.4 - - s noise suppression time t i - - 50 - - 50 ns clock low to data out valid t aa 0.1 - 0.9 0.05 - 0.9 s time the bus must be free before a new transmission can start t buf 1.2 - - 0.5 - - s start hold time t hd:sta 0.6 - - 0.25 - - s start setup time t su:dat 0.6 - - 0.25 - - s data in hold time t hd:dat 0 - - 0 - - s data in setup time t su:dat 100 - - 100 - - ns input rise time(1) t r - - 0.3 - - 0.3 s input fall time(1) t f - - 300 - - 300 s stop setup time t su:sto 0.6 - - 0.25 - - s data out hold time t dh 50 - - 50 - - ns write cycle time tw r - 3.3 5 - 3.3 5 ms 5.0v,25,byte mode(1) endurance 1m - - - - - write cycle parameter symbol 1.7vv cc 2.5v 2.5vv cc 5.5v units
bl24c 128 a 128 k bits ( 16,384 8) bl24c 128 a 128kbits (16,384 8) belling proprietary information. unauthorized photocopy and duplication prohibited ? 2016 belling all rights reserved www.belling.com.cn 11 - 1 6 bus timing figure 10: scl: serial clock, sda: serial data i/o write cycle timing figure 11: scl: serial clock, sda: serial data i/o note: the write cycle time twr is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle. s c l s d a _ i n s d a _ o u t t s u . s t a t h d . s t a t l o w t f t h i g h t l o w t h d . d a t t s u . d a t t r t s u . s t o t b u f t d h t a a t w r ( 1 ) a c k s t o p c o n d i t i o n s t a r t c o n d i t i o n s c l s d a w o r d n
bl24c 128 a 128 k bits ( 16,384 8) bl24c 128 a 128kbits (16,384 8) belling proprietary information. unauthorized photocopy and duplication prohibited ? 2016 belling all rights reserved www.belling.com.cn 12 - 1 6 package information pdip outline dimensions note: 1. this drawing is for general information only; refer to jedec drawing ms - 001, variation ba for additional information. 2. dimensions a and l are measured with the package seated in jedec seating plane gauge gs - 3. 3. d, d1 and e1 dimensions do not include mold flash or protrusions. mold flash or protrusions shall not exceed 0.010 inch. 4. e and ea measured with the leads constrained to be perpendicular to datum. 5. pointed or rounded lead tips are preferred to ease insertion. 6. b2 and b3 maximum dimensions do not include dambar protrusions. dambar protrusions shall no t exceed 0.010 (0.25 mm). d 1 d e b 3 4 p l c s b 2 b l a a 2 c e a e 1 e t o p v i e w e n d v i e w s i d e v i e w c o m m o n d i m e n s i o n s ( u n i t o f m e a s u r e = i n c h e s ) symbol min nom max note a 0.210 2 a2 0.115 0.130 0.195 b 0.014 0.018 0.022 5 b2 0.045 0.060 0.070 6 b3 0.030 0.039 0.045 6 c 0.008 0.010 0.014 d 0.355 0.365 0.400 3 d1 0.005 3 e 0.300 0.310 0.325 4 e1 0.240 0.250 0.280 3 e ea 4 l 0.115 0.130 0.150 2 0.100bsc 0.300bsc
bl24c 128 a 128 k bits ( 16,384 8) bl24c 128 a 128kbits (16,384 8) belling proprietary information. unauthorized photocopy and duplication prohibited ? 2016 belling all rights reserved www.belling.com.cn 13 - 1 6 sop note: these drawings are for general information only. refer to jedec drawing ms - 012, variation aa for proper dimensions, tolerances, datums, etc. 1 n e b e a a 1 d e 1 l c o m m o n d i m e n s i o n s ( u n i t o f m e a s u r e = m m ) symbol min nom max note a 1.35 - 1.75 a1 0.10 - 0.25 b 0.31 - 0.51 c 0.17 - 0.25 d 4.80 - 5.00 e1 3.81 - 3.99 e 5.79 - 6.20 e l 0.40 - 1.27 0" - 8" 1.27bsc
bl24c 128 a 128 k bits ( 16,384 8) bl24c 128 a 128kbits (16,384 8) belling proprietary information. unauthorized photocopy and duplication prohibited ? 2016 belling all rights reserved www.belling.com.cn 14 - 1 6 tssop note: 1. this drawing is for general information only. refer to jedec drawing mo - 153, variation aa, for proper dimensions, tolerances, datums, etc. 2. dimension d does not include mold flash, protrusions or gate burrs. mold flash, protrusions and gate burrs shall not exceed 0.15 mm (0.006 in) per side. 3. dimension e1 does not include inter - lead flash or protrusions. inter - lead flash and protrusions shall not exceed 0.25 mm (0.010 in) per side. 4. dimension b does not include dambar protrusion. allowable dambar protrusion shall be 0.08 mm total in excess of the b dimension at maximum material condition. dambar cannot be located on the lower radius of the foot. minimum space between protrusion and adjacent lead is 0.07 mm. 5. dimension d and e1 to be determined at datum plane h. e 1 e 1 2 3 n t o p v i e w d e b a 2 a s i d e v i e w l 1 l e n d v i e w c o m m o n d i m e n s i o n s u n i t o f m e a s u r e = m m symbol min nom max note d 2.90 3.00 3.10 2,5 e e1 4.30 4.40 4.50 3,5 a - - 1.20 a2 0.80 1.00 1.05 b 0.19 - 0.30 4 e l 0.45 0.60 0.75 l1 6.40bsc 0.65bsc 1.00ref
bl24c 128 a 128 k bits ( 16,384 8) bl24c 128 a 128kbits (16,384 8) belling proprietary information. unauthorized photocopy and duplication prohibited ? 2016 belling all rights reserved www.belling.com.cn 15 - 1 6 udfn p i n 1 d o t b y m a r k i n g t o p v i e w b e l d 2 e 2 e d a 3 a a 1 p i n # 1 i d e n t i f i c a t i o n c h a m f e r b o t t o m v i e w s i d e v i e w pkg ref min nom max a >0.50 0.55 0.60 a1 0.00 - 0.05 a3 d 1.95 2.00 2.05 e 2.95 3.00 3.05 b 0.20 0.25 0.30 l 0.20 0.30 0.40 d2 1.25 1.40 1.50 e2 1.15 1.30 1.40 e common dimension(mm) ut:ultra thin 0.15ref 0.50bsc
bl24c 128 a 128 k bits ( 16,384 8) bl24c 128 a 128kbits (16,384 8) belling proprietary information. unauthorized photocopy and duplication prohibited ? 2016 belling all rights reserved www.belling.com.cn 16 - 1 6 wlcsp notes: all wafer orientation notch down ordering information bl24c 128 a 1 2 3 code description 1 package type pa: sop - 8l sf: tssop - 8l da: pdip - 8l nt : udfn - 8l tc: sot23 - 5l rr: tsot23 - 5l ma: m2.2 mb: m3.2 2 packing type r: tape and reel t: tube 3 feature s: standard (default, pb free rohs std.) c : green ( halogen free) p i n 1 d e t o p v i e w ( m a r k s i d e ) a 1 a a 2 s i d e v i e w x 1 e 1 x 2 d 1 y 1 y 2 b b o t t o m v i e w ( b a l l s i d e ) c o m m o n d i m e n s i o n s ( u n i t s o f m e a s u r e = m i l l i m e t e r ) 2 5 m b a c k s i d e t a p e symbol min nom max a 0.270 0.290 0.310 a1 0.045 0.055 0.065 a2 0.215 0.235 0.255 d 0.798 0.818 0.838 d1 e 0.862 0.882 0.902 e1 b 0.140 0.160 0.180 x1 x2 y1 y2 0.209 ref 0.400bsc 0.500bsc 0.191 ref 0.191 ref 0.209 ref

▲Up To Search▲

Price & Availability of BL24C128A

	To Download BL24C128A Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .